

## United States Patent and Trademark Office

li

UNITED STATES DEPARTMENT OF COMMERCE United States Patent and Trademark Office Address: COMMISSIONER FOR PATENTS P.O. Box 1450 Alexandria, Virginia 22313-1450 www.uspto.gov

APPLICATION NO.	FILING DATE	FIRST NAMED INVENTOR	ATTORNEY DOCKET NO.	CONFIRMATION NO	
10/801,084	03/15/2004	Toshihiro Sawamoto	9319S-000662	9465	
27572	7590 05/05/2005		EXAM	EXAMINER	
HARNESS, DICKEY & PIERCE, P.L.C.			SANDVIK, BENJAMIN P		
P.O. BOX 828 BLOOMFIELD HILLS, MI 48303			ART UNIT	PAPER NUMBER	
	,		2826		
			DATE MAILED: 05/05/2005		

Please find below and/or attached an Office communication concerning this application or proceeding.

		Application	No.	Applicant(s)				
		10/801,084		SAWAMOTO, TOSHIHIRO				
	Office Action Summary	Examiner		Art Unit				
		Ben P. San		2826				
	The MAILING DATE of this communication appears on the cover sheet with the correspondence address Period for Reply							
THE   - Exter after - If the - If NO - Failu Any	ORTENED STATUTORY PERIOD FOR MAILING DATE OF THIS COMMUNICATION of SIX (6) MONTHS from the mailing date of this communication period for reply specified above is less than thirty (30) of period for reply is specified above, the maximum statutive to reply within the set or extended period for reply will reply received by the Office later than three months after the patent term adjustment. See 37 CFR 1.704(b).	ATION. 37 CFR 1.136(a). In no even ication. lays, a reply within the statute ory period will apply and will. I, by statute, cause the applic.	t, however, may a reply be time ony minimum of thirty (30) day expire SIX (6) MONTHS from ation to become ABANDONE	nely filed s will be considered timely. the mailing date of this communication. D (35 U.S.C. § 133).				
Status								
1)	Responsive to communication(s) filed	on		•				
-	•	<del></del>	☑ This action is non-final.					
3)[	Since this application is in condition for							
	closed in accordance with the practice	under Ex parte Qua	yle, 1935 C.D. 11, 45	53 O.G. 213.				
Disposit	ion of Claims							
4)  Claim(s) <u>1-15</u> is/are pending in the application.  4a) Of the above claim(s) is/are withdrawn from consideration.								
•	5) Claim(s) is/are allowed. 6) Claim(s) <u>1-15</u> is/are rejected.							
•	Claim(s) is/are objected to.							
-	Claim(s) are subject to restriction	on and/or election re	quirement.					
Applicat	ion Papers		,					
9)□	The specification is objected to by the I	Examiner.						
,—	The drawing(s) filed on is/are: a	•	objected to by the	Examiner.				
•—	Applicant may not request that any objection							
Replacement drawing sheet(s) including the correction is required if the drawing(s) is objected to. See 37 CFR 1.121(d).								
11)	The oath or declaration is objected to be	y the Examiner. Not	e the attached Office	Action or form PTO-152.				
Priority	under 35 U.S.C. § 119							
<ul> <li>12) Acknowledgment is made of a claim for foreign priority under 35 U.S.C. § 119(a)-(d) or (f).</li> <li>a) All b) Some * c) None of:</li> <li>1. Certified copies of the priority documents have been received.</li> <li>2. Certified copies of the priority documents have been received in Application No</li> <li>3. Copies of the certified copies of the priority documents have been received in this National Stage</li> </ul>								
application from the International Bureau (PCT Rule 17.2(a)).								
* See the attached detailed Office action for a list of the certified copies not received.								
A44.a.b	**************************************							
Attachmei	nt(s) ce of References Cited (PTO-892)		4) Interview Summary	· / (PTO-413)				
2)	ce of Draftsperson's Patent Drawing Review (PTC mation Disclosure Statement(s) (PTC-1449 or P'er No(s)/Mail Date		Paper No(s)/Mail D					
<u></u>	1.00							

Application/Control Number: 10/801,084

Art Unit: 2826

## **DETAILED ACTION**

## Claim Rejections - 35 USC § 102

The following is a quotation of the appropriate paragraphs of 35 U.S.C. 102 that form the basis for the rejections under this section made in this Office action:

A person shall be entitled to a patent unless -

(e) the invention was described in (1) an application for patent, published under section 122(b), by another filed in the United States before the invention by the applicant for patent or (2) a patent granted on an application for patent by another filed in the United States before the invention by the applicant for patent, except that an international application filed under the treaty defined in section 351(a) shall have the effects for purposes of this subsection of an application filed in the United States only if the international application designated the United States and was published under Article 21(2) of such treaty in the English language.

Claims 1-3, 5, and 11-15 are rejected under 35 U.S.C. 102(e) as being anticipated by Lo et al (U.S. Patent #6507098), hereafter known as Lo.

With respect to **claim 1**, Lo teaches a first semiconductor package having a first semiconductor chip (Fig. 2, 26), a second semiconductor package supported on the first semiconductor package so that an end of the second semiconductor package is arranged directly above the first semiconductor chip (Fig. 2, 40), and a first projection supporting the end of the second semiconductor package directly above the first semiconductor chip (Fig. 2, center portion of 10).

With respect to **claim 2**, Lo teaches a third semiconductor package supported on the first semiconductor package so that an end of the third semiconductor package is arranged directly above the first semiconductor chip

Application/Control Number: 10/801,084

Art Unit: 2826

(Fig. 2, 42), and a second projection supporting the end of the third semiconductor package directly above the first semiconductor chip (Fig. 2, center portion of 12).

With respect to claim 3. Lo teaches a second semiconductor package that is spaced apart from a third semiconductor package (Fig. 2, 40 and 42).

With respect to **claim 5**, Lo teaches that a space between the first semiconductor package and the second semiconductor package is filled with resin (Fig. 2, 36).

With respect to claim 11, Lo teaches a first package having an electronic component (Fig. 2, 26), a second package supported on the first package so that an end of the second package is arranged directly above the electronic component (Fig. 2, 40), a projection supporting the end of the second package directly above the electronic component (Fig. 2, center portion of 10).

With respect to claim 12, Lo teaches a first semiconductor package having a semiconductor chip (Fig. 2, 26), a second semiconductor package supported on the first semiconductor package so that an end of the second semiconductor package is arranged directly above the semiconductor chip (Fig. 2, 40), a projection supporting the end of the second semiconductor package directly above the semiconductor chip (Fig. 2, center portion of 10), and a motherboard having the second semiconductor package (Fig. 2, 100).

With respect to claim 13, Lo teaches mounting a first semiconductor chip on or above a first carrier substrate (Fig. 2, 26), mounting second semiconductor Art Unit: 2826

chips on or above a second carrier substrate (Fig. 2, 40), forming a first bump on the underside of the second carrier substrate away from areas surrounding at least one vertex of the second carrier substrate (Fig. 2, 48), forming a first projection on areas surrounding the other vertices displaced from the first bump (Fig. 2, center portion of 10), and bonding the first bump to the first carrier substrate so that the first projection is arranged on the first semiconductor chip.

Page 4

With respect to **claim 14**, Lo teaches mounting third semiconductor chips on or above a third carrier substrate (Fig. 2, 42), forming a second bump on the underside of the third carrier substrate away from areas surrounding at least one vertex of the third carrier substrate (Fig. 2, 48), forming a second projection on areas surrounding the other vertices displaced from the second bump (Fig. 2, center portion of 12), and bonding the second bump to the first carrier substrate so that the second projection is arranged on the first semiconductor chip.

With respect to **claim 15**, mounting a first electronic component on or above a first carrier substrate (Fig. 2, 26), mounting second electronic components on or above a second carrier substrate (Fig. 2, 40), forming a first bump on the underside of the second carrier substrate away from areas surrounding at least one vertex of the second carrier substrate (Fig. 2, 48), forming a first projection on areas surrounding the other vertices displaced from the first bump (Fig. 2, center portion of 10), and bonding the first bump to the first carrier substrate so that the first projection is arranged on the first electronic component.

## Claim Rejections - 35 USC § 103

The following is a quotation of 35 U.S.C. 103(a) which forms the basis for all obviousness rejections set forth in this Office action:

(a) A patent may not be obtained though the invention is not identically disclosed or described as set forth in section 102 of this title, if the differences between the subject matter sought to be patented and the prior art are such that the subject matter as a whole would have been obvious at the time the invention was made to a person having ordinary skill in the art to which said subject matter pertains. Patentability shall not be negatived by the manner in which the invention was made.

Claims 4, 6-8 rejected under 35 U.S.C. 103(a) as being unpatentable over Lo, in view of Degani et al (U.S. Patent #6369444).

With respect to claim 4, Lo teaches all of the limitations of claim 1, but does not teach that the second and third semiconductor packages are different in at least one of size, thickness, and material. Degani teaches that a second semiconductor package (Fig. 1, 12 and 13) is a different size than a third semiconductor package (Fig. 1, 11, and 13). It would have been obvious to one of ordinary skill in the art at the time the invention was made to make the second and third semiconductor packages different sizes as taught by Degani in order to accommodate for spatial constraints in the package.

With respect to claims 6-8, Lo teaches all of the limitations of claim 1, and also teaches that the first semiconductor package has a first carrier substrate (Fig. 2, 100), a second carrier substrate (Fig. 2, 10), a bump that is bonded to the first carrier substrate and that holds the second carrier substrate on or above the first semiconductor chip (Fig. 2, 48), a seal for sealing the second semiconductor

chips (Fig. 2, 46), that the bump is arranged on the second carrier substrate away from the mounting region of the first semiconductor chip (Fig. 2, 48), and that the projection is arranged so that the second carrier substrate is supported at four corners. Lo does not teach the first semiconductor chip being flip chip mounted on or above the first carrier substrate, or that the second semiconductor package has plural semiconductor chips mounted by a ball grid array or chip size package on or above a second carrier substrate. Degani teaches that the first semiconductor chip (Fig. 1, 15) is flip chip mounted on the first carrier substrate (Fig. 1, 24) and that there is a plurality of second semiconductor chips (Fig. 1, 12 and 13) mounted on a second carrier substrate (Fig. 1, 12 and 14) by flip chip methods. It would have been obvious to one of ordinary skill in the art at the time the invention was made to flip-chip mount the first semiconductor chip onto the first carrier substrate in order to decrease the size of the package, and to provide multiple semiconductor chips that are flip-chip mounted on the second carrier substrate in order to increase the number of functions that can be performed on the package.

Page 6

Claims 9 and 10 are rejected under 35 U.S.C. 103(a) as being unpatentable over Lo and Degani, further in view of Senba et al (U.S. Patent #5973392).

With respect to claim 9, Lo and Degani teach all of the limitations of claim 6, but do not teach that the first semiconductor chip comprises a logical operation element and the second semiconductor chips comprises memory elements.

Art Unit: 2826

Senba teaches a first semiconductor chip that comprises a logical operation element (Fig. 8b, 3) and second semiconductor chips comprise memory elements (Fig. 8b, 4). It would have been obvious to one of ordinary skill in the art at the time the invention was made to select the first chip to comprise a logical operator and the second chips to comprise memory elements as taught by Senba in order to make a three dimensional memory device.

With respect to **claim 10**, Lo and Degani teach all of the limitations of claim 6, but do not teach that the second semiconductor chips have a three-dimensionally mounted structure. Senba teaches a three dimensionally mounted structure (Fig. 8b). It would have been obvious to one of ordinary skill in the art at the time the invention was made to make the package of Lo and Degani a three dimensionally mounted structure in order to increase the functional capabilities on the package.

Any inquiry concerning this communication or earlier communications from the examiner should be directed to Ben P. Sandvik whose telephone number is (571) 272-8446. The examiner can normally be reached on M-F.

If attempts to reach the examiner by telephone are unsuccessful, the examiner's supervisor, Nathan Flynn can be reached on (571) 272-1915. The fax phone number for the organization where this application or proceeding is assigned is 703-872-9306.

Application/Control Number: 10/801,084

Art Unit: 2826

Information regarding the status of an application may be obtained from the Patent Application Information Retrieval (PAIR) system. Status information for published applications may be obtained from either Private PAIR or Public PAIR. Status information for unpublished applications is available through Private PAIR only. For more information about the PAIR system, see http://pair-direct.uspto.gov. Should you have questions on access to the Private PAIR system, contact the Electronic Business Center (EBC) at 866-217-9197 (toll-free).

Page 8

bps

NATHAN J. FLYNN

SUPERVISORY PATENT EXAMINER